

Lab Report

Department of CSE

Course Title: Introduction to Electrical Engineering Lab

Course Code: EEE 202

|  |  |
| --- | --- |
| Submitted To :  Name : Md. Tariqul Islam  Designation : Lecturer  Department of EEE  Green University of Bangladesh | Submitted By  Name : Jakirul Islam  Id : 193002101  Section : Dc  Green University of Bangladesh |

**Experiment no:** 02

**Experiment name:**Verification of KVL and KCL

**Objective**: -

This experiment is intended to

(a) verify Kirchhoff’s voltage law (KVL)

(b) verify voltage divider rule

(c) verify Kirchhoff’s voltage law (KVL)

(d) verify current divider rule Learning Outcome: Students will get clear conception about KVL and KCL

**Theory:**

**KVL:**

The algebraic sum of the potential rises and drops around a closed loop (or path) is zero. Expressed mathematically, KVL states that

Table 1 reports the results of individual voltage drops, the sum of the voltage drops, and the percent error for each of several closed paths in the circuit of Figure 2. As described in the Methods Section, the closed paths were constructed of smaller paths denoted by pairs of nodes; these smaller paths are included in the table entries. The first row in Table 1, for example, corresponds to the closed path drawn in Figure 2. Measurements on other closed paths are similarly indicated.

𝑀

∑

𝑚=1𝑢𝑚 = 0 𝑀

WhereM is the number of voltages in the loop (or the number of branches in the loop) and vm is the mth voltage

. Voltage Divider Rule: The Voltage Divider Rule can be given by

Vx = (Rx/Req) V ,Where,

V = voltage across / supplied to any series circuit

Req = equivalent resistance of the series circuit = ∑Ri Rx = any particular resistor in the series circuit

Vx = voltage across Rx

. If, i = 3 ,then

∑𝑅𝑖= R1+R2+R3

**KCL:**

KCL states that the sum of the currents entering any node equals the sum of the currents leaving the node.

∑ Ientering ∑Ileaving The Current Divider Rule is given by

Ix = (Rp/Rx)

I Where, Rp is the equivalent resistance of a parallel circuit which is given by the following formula Rp = (1/R1 +1/R2 +--------) -1

**Apparatus:**

1. Resistors: 1kΩ, ½ W; 2.2kΩ, ½ W; 1.2KΩ, ½ W

2. Ammeter(0-10 A)

3. Trainer Board

4. Connecting Wires

**Circuit Diagram:**




Fig1: Verification of KVL and KCL

**Procedure:**

**KVL:**

1. Connect three resistors R1=1K, R2=2.2K and R3=4.7K in series a DC power supply as shown in fig 2.1.

2. Apply 12 V DC from DC power supply.

3. Take readings of V1p, V2p, V2p using a voltmeter .

4. Change the value of VS to 10 V and 8 V and repeat step 3 each time.

5. Verify KVL (i.e. VS=V1+V2+V3) for each set of data.

**KCL**

i. Connect two resistors R1=1K and R2=2.2K in parallel with R=1.2K to a DC power supply as

shown in Figure 2.2. Set E = 8V from the trainer board.

ii. Take readings of I1m, I2m and Im using three ammeters,

ii. Verify KCL (i.e. I = I1 + I2).

iv. Verify Current Divider Rule (i.e. I1c = (Rp/R1) Ic& I2c = (Rp/R2) Ic .

iii. Change the input voltage E to 10V and 12V.Repeat ii, iii and iv for each case.

**Experimental Data:**

KVL:

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| No. of Obs. | V  (V) | V1p (V) | V2p (V) | V3p  (V) | Vp= (V1p+ V2p+ V2p)  (V) | % Error,  𝑉 − 𝑉𝑝 / 𝑉 × 100% |
| 1 | 8 | 1.015 | 2.231 | 4.754 | 8 = (1.015+2.231+4.754 | 800 |
| 2 | 10 | 1.269 | 2.789 | 5.942 | 10=(1.269+2.789+5.942) | 100 |
| 3 | 12 | 1.523 | 3.246 | 7.131 | 12=(1.523+3.246+7.131) | 1200 |
| 4 | 14 | 1.777 | 3.904 | 8.319 | 14=(1.777+3.904+8.319) | 1400 |
| 5 | 16 | 2.030 | 4.462 | 9.508 | 16=(2.030+4.462+9.508) | 1600 |

KCL:

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| No. of Obs. | V (V) | I1m A | I2c A | I2m A | Im \*=I1m+I2m A | %Deviation, (𝐼𝑚~𝐼𝑚 ∗ 𝐼𝑚 ) × 100% |
| 1 | 16 | 16.39 | -48.19 | -115.7 | 16.39=(-48.19)+(-115.7) | 1600 |
| 2 | 18 | 184.3 | -54.22 | -130.1 | 184.3=(-54.22)+(-130.1) | 1800 |
| 3 | 20 | 204.8 | -60.24 | -144.0 | 204.8=(-60.24)+( -144.0) | 2000 |
| 4 | 22 | 225.3 | -66.27 | -159.0 | 225.3=(-66.27)+( -159.0) | 2200 |
| 5 | 24 | 245.8 | -72.89 | -173.5 | 245.8=(-72.89)+( -173.5) | 2400 |

**Result:**

Table 1 reports the results of individual voltage drops, the sum of the voltage drops, and the percent error for each of several closed paths in the circuit of Figure 1. As described in the Methods Section, the closed paths were constructed of smaller paths denoted by pairs of nodes; these smaller paths are included in the table entries. The first row in Table 1, for example, corresponds to the closed path drawn in Figure 1. Measurements on other closed paths are similarly indicated.

**Discussion:**

We have tested the predictions of Kirchhoff’s Voltage and Current Laws by measuring the sum of voltages around several closed paths, and the sum of currents at several nodes in two resistive circuits. The “low resistance” circuit was built using resistors in the range of 1[kΩ], and the “high resistance” circuit was built using resistors in the range of 10[MΩ]. Measurements on the low resistance circuit gave voltage and current sums very close to zero, and thus conformed to the predictions of Kirchhoff’s Laws.

Measurements on the high resistance circuit conformed to KCL; however, the sum of voltages around two closed paths in the circuit gave significant errors. We investigated several possible sources of error, but could not account for the discrepancies observed. We suspect that these errors arise from operation of the voltmeter where large resistances are present.